Single electron transistors (SETs) made from single wall carbon nanotubes (SWCNTs) are promising for quantum electronic devices operating with ultra-low power consumption and allow fundamental studies of electron transport. We report on SETs made by registered in-plane growth utilizing tailored nanoscale catalyst patterns and chemical vapor deposition. Metallic SWCNTs have been removed by an electrical burn-in technique and the common gate hysteresis was removed using PMMA and baking, leading to field effect transistors with large on/off ratios up to 10 5 . Further segmentation into 200 nm short semiconducting SWCNT devices created quantum dots which display conductance oscillations in the Coulomb blockade regime. The demonstrated utilization of registered in-plane growth opens possibilities to create novel SET device geometries which are more complex, i.e. laterally ordered and scalable, as required for advanced quantum electronic devices.
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ABSTRACT
Single electron transistors (SETs) made from single wall carbon nanotubes (SWCNTs) are promising for quantum electronic devices operating with ultra-low power consumption and allow fundamental studies of electron transport. We report on SETs made by registered in-plane growth utilizing tailored nanoscale catalyst patterns and chemical vapor deposition. Metallic SWCNTs have been removed by an electrical burn-in technique and the common gate hysteresis was removed using PMMA and baking, leading to field effect transistors with large on/off ratios up to 105. Further segmentation into 200 nm short semiconducting SWCNT devices created quantum dots which display conductance oscillations in the Coulomb blockade regime. The demonstrated utilization of registered in-plane growth opens possibilities to create novel SET device geometries which are more complex, i.e. laterally ordered and scalable, as required for advanced quantum electronic devices.
INTRODUCTION
Single electron transistors (SETs) are promising nanoelectronic devices operating with ultra-low power consumption and allow fundamental studies of electron transport phenomena in the quantum regime [1, 2] . Single walled carbon nanotubes (SWCNTs) are of particular interest to realize SET devices operating at elevated temperatures since they have extremely small diameters of about 1 nm and since they can be densely integrated. To create a SET from a quantum wire a pair of local tunnel barriers must be introduced into an individual SWCNT, such that in effect a quantum dot (QD) is formed. The first SWCNT-SET devices have been made by simply making source drains contacts of a few hundred nm separation, which provide the tunnel barriers [3] . Recently, several different techniques have been utilized to create SWCNT-SET devices operating at higher temperatures, such as nicking by an atomic force microscope tip [4, 5] , buckling by placing SWCNTs over a local bottom gate [6] , local chemical modification [7] , by adding local metallic top gates between source and drain contacts [8, 9] , or by aligning metallic CNTs acting as a top-gate over a semiconducting SWCNT [10, 11] . In all these approaches individual SWCNTs are typically dispersed from an aqueous solution, dry out at random locations over the underlying substrate, and source/drain electrodes are subsequently fabricated by locating the SWCNT. Better control over the nanotube location can be achieved using prepatterned electrodes and ac dielectrophoresis alignment [12, 13] , but control down to the limit of individual SWCNTs is limited and the contact resistance is typically large. SWCNTs can also be directly grown inplane between source and drain electrodes at precisely defined locations using chemical vapor deposition (CVD) [14, 15] . Applications of CVD-grown SWCNT devices include densely integrated field effect transistors (FETs) utilizing post-growth transfer of SWNTs onto flexible substrates leading to output currents up to 1 A [16] , and nanoelectromechanical switches operating at high-frequencies [17] .
However, only few studies report SWCNT-SET devices made by in-plane CVD growth [18, 19] 
SAMPLE FABRICATION AND MEASUREMENT TECHNIQUES
The CNTs studied in this paper were grown by chemical vapor deposition at 850 o C using a CH 4 /Ar 2 mixture with a 1:4 ratio. At these conditions CNTs grow in-plane starting from a nanoscale Ni catalyst tip and bridge ultimately the Au/Cr contact electrodes. Further details of the growth procedure are given in our previous publication [20] . Figure 1 (a) shows a scanning electron microscope (SEM) picture with an individual SWCNT bridging the 2 µm separated electrode pair. Electrical characterization was performed in two-terminal geometry using a sensitive current meter with a resolution of about 1 pA and two source meters to control the source-drain and back-gate voltages. Samples were held on the cold-finger of a Helium flow cryostat with base temperature of 4.7 K. To prevent electrostatic discharge, the 200 nm thick Au/Cr bond pads were wire bonded to a chip carrier using an electrically grounded wire bonder tip and by applying only mechanical force and heat (~100° C) instead of ultrasound.
RESULTS AND DISCUSSION
Transformation of CNT arrays into FET devices with high on-off ratios
In-plane grown arrays of SWCNTs display either metallic or semiconducting properties corresponding to their chirality, which cannot be perfectly controlled in the CVD growth process. Metallic CNTs give rise to a non-vanishing off-state current, which masks the intrinsic high on/off ratios of the semiconducting SWCNTs. Since the metallic CNTs cannot be fully avoided in the CVD growth, we have adapted a technique to controllably break metallic CNTs without affecting the semiconducting ones [21, 22] . Since the metallic tubes in mixed arrays are detrimental for the device performance, an improvement FET performance is expected. . These values are among the highest reported for CNT FETs which are back gated on 300 nm SiO 2 [23] . We have therefore successfully transformed mixed CNT arrays into pure arrays of semiconducting SWCNTs with high on/off ratios. Further improvement can only be achieved by top gating with thin high-k dielectrics [24, 25] .
Control of conductance hysteresis in SWCNT FETs
Despite these outstanding transport properties, the fabricated FET devices suffer from gate hysteresis effects [26] . The transconductance characteristics of the SWCNT-FETs are strongly affected by the sweep direction of the gate voltage, i.e. sweeping from negative to positive voltages or sweeping backwards. The hysteresis effects do not only depend on the V g sweep direction, but they also depend on the chosen sweep range and sweep time. The larger the sweep range the larger the hysteresis effect (data not shown here). As is well known, the hysteresis is caused by charge trapping within the local CNT environment and is absent on elevated CNTs bridging an air gap [27] . In particular, it is not only affected by moisture in ambient conditions but also by the SiO 2 surface-bound water attached to the silane groups proximal to the nanotubes [28] . In order to eliminate hysteresis, we developed a procedure following Kim et al. [28] . Samples have been capped by PMMA followed by baking on a hot plate at 150 °C for several days in ambient air to remove surface-bound water molecules. The PMMA furthermore effectively encapsulates the CNT from the environment making measurements reproducible. Figure 3 (b) shows a gate sweep of the same device capped by PMMA and baked out while held in air. The magnitude of hysteresis was reduced to about 4 V and the current in the on-state was identical. Figure 3 (c) demonstrates a further reduction of that gate hysteresis to about 2 V if devices were held in the cryostat under vacuum. We also observed that the sample is less affected by the sweep range. Even though the nanotubes were covered by PMMA, measurements show that the vacuum environment can further reduce the hysteresis effect, indicating that the PMMA layer acts as a permeable membrane. After cooling the device to 80 K we observed a nearzero hysteresis effect in the same device as shown in Figure 3 (d). Since residual mobile charges are frozen out at low temperature the local CNT environment is less affected by changing the applied gate voltage direction. In conclusion, the hysteresis was strongly reduced utilizing the PMMA coating and baking technique and by cooling the device down to liquid nitrogen temperatures.
Electrical characterization of SWCNT-FET devices operating as SETs
Single While this device still contains about 10 semiconducting SWCNTs across, the transport signatures are expected to be dominated by the SET behavior of the SWCNT shortened to 200 nm, since it has a much larger level spacing. As shown in Figure 4 (a), electron transport over the discrete QD states, which are spaced out by ∆E, can be controlled by changing the transport window width (E FS -E FD ), which is defined by the difference in Fermi levels between source and drain. The larger this energy difference, which scales linearly with V SD , the larger the number of transport channels contributing to the observed current.
The role of the gate voltage is to tune the QD density of states through the transport window defined by the source-drain voltage. As a result, conductance oscillations are observed in Figure 4 (b-d) . With each additional electron located on the QD the electrostatic potential energy U 0 increases, which affects the single electron transport. Therefore, the conduction oscillations vanish with increasing source-drain voltage as shown in Figure 4 (b). This is in agreement with the expected closing of the Coulomb diamonds typically observed when plotting the conductance as a function of source-drain voltage and gate-voltage [1, 2] . For the larger transport window of 1.5 mV highlighted in Figure 4 (c), the discrete electron jumps appear more as a step function since the transport window is broad enough to allow several transport channels to contribute simultaneously. Thus, the current does not go down in between each step. At the smaller transport window highlighted in Figure 4 (d) the conductance oscillations appear more like discrete peaks, since the window is small enough that only individual energy levels contribute to the total current.
It is furthermore observed that the overall spacing of the Coulomb blockade peaks is not constant at fixed V SD but slightly anharmonic and that peaks appear from an underlying current background which does not fully vanish to zero at all back gate voltages. This effect can have several reasons: First, the particular device contains other 2 micron long semiconducting SWCNTs which can contribute to the total current. Second, there is still a residual hysteresis since this device was only annealed for 12 hrs. Thus the frozen charges can affect the harmonicity of the energy level spacing. And third, the 200 nm long segment is still long enough to allow formation of several QDs along the segment during the carrier freeze out which have a nonlinear interplay and level spacing. These problems can be overcome in principle by fabricating contact pairs with a reduced number of Ni catalyst tips such that statistically only one SWCNT remains after burn-in per electrode pair and by further reducing the contact spacing itself.
SUMMARY
We have successfully fabricated in-plane grown arrays of purely semiconducting SWCNTs by utilizing tailored nanoscale catalyst patterns, an optimized low-pressure CVD growth process, and an electrical burn-in technique. The common gate hysteresis was removed using PMMA baking and FET devices were 
